Skip to content

Verilog Meetup

Language, microarchitecture and design verification – for the industry and education

  • About
  • Hacker Dojo
  • @Telegram
  • @Google Groups
  • LinkedIn
  • Registration

Category: videos

Reviewing the output of an AI EDA tool that generates SVA
articles, videos

Reviewing the output of an AI EDA tool that generates SVA

December 25, 2025December 25, 2025 by Yuri Panchul

Abhishek Varma, MS in VLSI & Microelectronics, from Illinois Institute of Technology, created an AI […]

Copyright © 2024 Yuri Panchul | All Rights Reserved. Fabulist by Shark Themes