Verilog Meetup

Language, microarchitecture and design verification – for the industry and education

Day: June 5, 2025

Verilog Meetup at Hacker Lab in Sacramento: Learn Chip Design by Making Games on FPGA

Verilog Meetup at Hacker Lab in Sacramento: Learn Chip Design by Making Games on FPGA

articles Yuri Panchul

Verilog Meetup at Hacker Lab in Sacramento: Learn Chip Design by Making Games on FPGA Ever wondered how a chip designer does their job? During the coming meetup at Hacker Lab in Sacramento on Sunday, June 8 from 2pm till 5pm – you can learn the basics of SystemVerilog hardware […]

Leave a Comment on Verilog Meetup at Hacker Lab in Sacramento: Learn Chip Design by Making Games on FPGA